

# Intel HPC Technologies

Dr. Stephen Wheat  
Intel, HPC Solutions

**2014 Oklahoma Supercomputing Symposium**

Norman, OK



# Legal Disclaimer

Copyright © 2014 Intel Corporation. All rights reserved

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <http://www.intel.com/design/literature.htm>

Any software source code reprinted in this document is furnished under a software license and may only be used or copied in accordance with the terms of that license. {include a copy of the software license, or a hyperlink to its permanent location}

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families: Go to: [Learn About Intel® Processor Numbers](#)

\*Other names and brands may be claimed as the property of others

# Legal Disclaimers: Performance

*Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, Go to:*

*[http://www.intel.com/performance/resources/benchmark\\_limitations.htm](http://www.intel.com/performance/resources/benchmark_limitations.htm).*

*Intel does not control or audit the design or implementation of third party benchmarks or Web sites referenced in this document. Intel encourages all of its customers to visit the referenced Web sites or others where similar performance benchmarks are reported and confirm whether the referenced benchmarks are accurate and reflect performance of systems available for purchase.*

*Relative performance is calculated by assigning a baseline value of 1.0 to one benchmark result, and then dividing the actual benchmark result for the baseline platform into each of the specific benchmark results of each of the other platforms, and assigning them a relative performance number that correlates with the performance improvements reported.*

*SPEC, SPECint, SPECfp, SPECrate, SPECpower, SPECjAppServer, SPECjEnterprise, SPECjbb, SPECcompM, SPECcompL, and SPEC MPI are trademarks of the Standard Performance Evaluation Corporation. See <http://www.spec.org> for more information.*

*TPC Benchmark is a trademark of the Transaction Processing Council. See <http://www.tpc.org> for more information.*

*SAP and SAP NetWeaver are the registered trademarks of SAP AG in Germany and in several other countries. See <http://www.sap.com/benchmark> for more information.*

**INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

*Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, reference [www.intel.com/software/products](http://www.intel.com/software/products).*

# Optimization Notice

*Intel® compilers, associated libraries and associated development tools may include or utilize options that optimize for instruction sets that are available in both Intel® and non-Intel microprocessors (for example SIMD instruction sets), but do not optimize equally for non-Intel microprocessors. In addition, certain compiler options for Intel compilers, including some that are not specific to Intel micro-architecture, are reserved for Intel microprocessors. For a detailed description of Intel compiler options, including the instruction sets and specific microprocessors they implicate, please refer to the “Intel® Compiler User and Reference Guides” under “Compiler Options.” Many library routines that are part of Intel® compiler products are more highly optimized for Intel microprocessors than for other microprocessors. While the compilers and libraries in Intel® compiler products offer optimizations for both Intel and Intel-compatible microprocessors, depending on the options you select, your code and other factors, you likely will get extra performance on Intel microprocessors.*

*Intel® compilers, associated libraries and associated development tools may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include Intel® Streaming SIMD Extensions 2 (Intel® SSE2), Intel® Streaming SIMD Extensions 3 (Intel® SSE3), and Supplemental Streaming SIMD Extensions 3 (Intel® SSSE3) instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors.*

*While Intel believes our compilers and libraries are excellent choices to assist in obtaining the best performance on Intel® and non-Intel microprocessors, Intel recommends that you evaluate other compilers and libraries to determine which best meet your requirements. We hope to win your business by striving to offer the best performance of any compiler or library; please let us know if you find we do not.*

*Notice revision #20101101*

# 1 TRILLION

( $10^{12}$ )

# 1 TRILLION

( $10^{12}$ )

projected number of connected  
machines and devices by 2022

Source: Trillion Sensors Summit, October 2013



40%

OF **FORTUNE 500** COMPANIES IN **2000**  
WERE OUT IN **2010**

To Compete You Must Compute.

# Intel in the Datacenter

**CLOUD**

Platform




**BIG DATA**

Platform



**TC/HPC**

Platform





# The Path to Discovery & Innovation

## EXPERIMENT

Observation



## THEORY

Mathematical Model

$$\begin{aligned} \frac{\partial u_r}{\partial \theta} + \frac{u_\phi}{r} \frac{\partial u_r}{\partial \phi} - \frac{u_\theta^2 + u_\phi^2}{r} &= -\frac{\partial p}{\partial r} + \rho g_r \\ \frac{1}{\sin(\phi)^2} \frac{\partial^2 u_r}{\partial \theta^2} + \frac{1}{r^2 \sin(\phi)} \frac{\partial}{\partial \phi} \left( \sin(\phi) \frac{\partial u_r}{\partial \phi} \right) - 2 \frac{u_r}{r} + \frac{\partial u_\theta}{\partial \theta} + \frac{u_\phi}{r^2} & \\ \frac{\partial u_\theta}{\partial \theta} + \frac{u_\phi}{r} \frac{\partial u_\theta}{\partial \phi} + \frac{u_r u_\theta + u_\theta u_\phi \cot(\phi)}{r} &= -\frac{1}{r \sin(\phi)} \frac{\partial p}{\partial \theta} + \rho g_\theta \\ \frac{1}{\sin(\phi)^2} \frac{\partial^2 u_\theta}{\partial \theta^2} + \frac{1}{r^2 \sin(\phi)} \frac{\partial}{\partial \phi} \left( \sin(\phi) \frac{\partial u_\theta}{\partial \phi} \right) + \frac{2 \frac{\partial u_r}{\partial \theta} + 2 \cos(\phi)}{r^2 \sin(\phi)} & \\ \frac{\partial u_\phi}{\partial \theta} + \frac{u_\phi}{r} \frac{\partial u_\phi}{\partial \phi} + \frac{u_r u_\phi - u_\theta^2 \cot(\phi)}{r} &= -\frac{1}{r} \frac{\partial p}{\partial \phi} + \rho g_\phi \\ \frac{1}{\sin(\phi)^2} \frac{\partial^2 u_\phi}{\partial \theta^2} + \frac{1}{r^2 \sin(\phi)} \frac{\partial}{\partial \phi} \left( \sin(\phi) \frac{\partial u_\phi}{\partial \phi} \right) + \frac{2 \frac{\partial u_r}{\partial \phi} - u_\phi}{r^2} & \end{aligned}$$

## TC/HPC

Numerical Simulation





# The Path to Discovery & Innovation

## TECH COMPUTING / HPC

Numerical Simulation

Big Data Analytics

Visualization



# HPC Led Discoveries


Astrophysics



Life-Science




Climate



Manufacturing



Energy



Financial



Weather



Security




[www.hpcwire.com/2014/01/02/top-supercomputing-discoveries-2013/](http://www.hpcwire.com/2014/01/02/top-supercomputing-discoveries-2013/)



# What does it mean?

## for Science, Industry and Economics



- Better products – faster and cheaper
- Safer transportation (cars, trains, airplanes, boats, ...)
- Better and more robust structures (bridges, buildings, machinery, ...)
- Better materials and reduced material scrapping
- Resource efficient material
- Secure, clean, efficient and sustainable energy
- Reducing fuel consumption and CO<sub>2</sub> emission (fuel efficiency)
- Generate more Oil&Gas reserves
- New energy resources (solar, wind, hydro)
- Improved Weather, severe storm, fire, flooding and earthquake prediction (catastrophe prevention)
- Better Disease control (fewer diseases and lower costs)
- Improved cancer treatment
- Better medicine, well-being, healthcare
- Better Bio-Economy (food&water security, sustainable agriculture)
- Better Cyber Security and electronic fraud control



# HPC Opportunites for SMBs



[www.comsol.com](http://www.comsol.com)



Better Products  
More Products


More Features

Faster Time to Market

More Efficient  
Cheaper

# HPC Opportunities for SMB

## Multiphysics Simulations



[http://cdn.comsol.com/multiphysicssimulation/IEEE\\_Spectrum\\_Multiphysics\\_Simulation\\_2014.pdf](http://cdn.comsol.com/multiphysicssimulation/IEEE_Spectrum_Multiphysics_Simulation_2014.pdf)

# High Performance Computing (HPC)


The background of the slide is a dark, monochromatic photograph of a server room. Rows of server racks are visible, receding into the distance, creating a sense of depth. The lighting is low, with some highlights on the racks and the floor, which is tiled. The overall mood is technical and industrial.

- Addresses the world's hardest computational problems
- Performed on high-performance server nodes connected with high-performance fabrics

The Cluster is the System

## STRATEGY:

If it computes, it does it best with Intel





# HPC IMPERATIVES

The background of the slide is a server room with blue lighting. On the left, there are rows of server racks with glowing blue lights. The right side of the image is a solid blue gradient. A faint, glowing wireframe grid is overlaid on the server racks, extending across the entire scene.

## High Performance

Capabilities & Capacity

## Energy Efficiency


TCO

## Ease of Use

Productivity & Sustainability

# Two Computing/Competing Universes

More Performance  
More Memory  
More Bandwidth  
More Storage  
More Speed  
More Resiliency  
More ...



Less Power  
Less Space  
Less Complexity  
Less Programming  
Less Management  
Less Costs  
Less ...




# Integrated **E**lectronics

# Transforming the Economics of HPC




## Executing to Moore's Law

Predictable Silicon Track Record – well and alive at Intel.  
Enabling new devices with higher performance and functionality while controlling power, cost, and size



\*\*Future options are forecasts and subject to change without notice.

# First Conflict-Free Processors



# World's First Conflict-Free Microprocessors<sup>1</sup>


## What are Conflict Minerals?

Conflict Minerals are metals that come from the Democratic Republic of Congo (DRC), a place where violent militias and rebel groups control trade, exploit workers, and finance violence.


**TUNGSTEN**



**TANTALUM**



**TIN**



**GOLD**



## What has Intel done?


Intel, along with partners, created an audit and verification system that supports responsible sourcing of minerals from the DRC and the pursuit of conflict-free supply chains.

<sup>1</sup> Intel has manufactured the world's first commercially available "conflict-free" processors. "Conflict-free" means "DRC conflict-free", which is defined by the Securities and Exchange Commission rules to mean products that do not contain conflict minerals (tin, tantalum, tungsten and/or gold) that directly or indirectly finance or benefit armed groups in the Democratic Republic of the Congo (DRC) or adjoining countries.


\*Other names and brands may be claimed as the property of others.

# Driving Innovation and Integration

Enabled by Leading Edge Process Technologies



Integrated Today



Coming Tomorrow\*\*

**SYSTEM LEVEL BENEFITS IN COST, POWER, DENSITY, SCALABILITY & PERFORMANCE**

\*\*Future options are forecasts and subject to change without notice.

\*Other names and brands may be claimed as the property of others.





# From MILLIWATTS to TERAFLUPS



Smartphones  
with Intel® Inside



Intel® Xeon®  
Processors




Intel® Many Integrated Core  
Architecture

*Energy Efficient*



# The Magic of Integration

## Moore's Law at Work & Architecture Innovations



**1970s**  
**150 MFLOPS**  
CRAY-1\*

**6666x**



**2013**  
**1000000 MFLOPS**  
Intel® Xeon Phi™

# Intel Technical Computing

The Right Tool for the Job: A Continuum of Computing

**Desktop**



**Tablet**

See a simple result



**Intel® Xeon®  
Workstation**

More results, faster  
Better teamwork  
Faster turns



**Local Cluster  
Computation**

More simulations  
Breakthrough ideas  
& research




**Large Clusters**

Change the world  
Discover the unknown  
Transformational insight

Common underlying architecture  
scales investments across technical computing platforms



# Intel Technical Computing Portfolio




## INTEL TECHNICAL COMPUTING & HPC SOLUTIONS PORTFOLIO

All components working “better together” for a comprehensive and high-performance end-to-end solution based on Intel technologies

# Intel Technical Computing & HPC Technologies


## Compute Processing



## Systems & Boards



## Network & Fabric



## I/O & Storage





## Software & Services



# „Big Core“ – „Small Core“



*Different Optimization Points  
Common Programming Models  
and Architectural Elements*



## Intel® Xeon® Processor

Simply aggregating more cores generation after generation is not sufficient

Performance per core/thread must increase each generation, be as fast as possible

Power envelopes should stay flat or go down each generation

Balanced platform (Memory, I/O, Compute)

**Cores, Threads, Caches, SIMD**

## Intel® Xeon Phi™ Coprocessor

Optimized for highest compute per watt

Willing to trade performance per core/thread for aggregate performance

Power envelopes should also stay flat or go down every generation

Optimized for highly parallel workloads

**Cores, Threads, Caches, SIMD**


For illustration only

\*Other names and brands may be claimed as the property of others.



# Modernize Your Software !

## Performance = Parallelism on all Levels



- NODES** clustering
- SIMD** vectorization
- CORES** multi-threading
- ILP** instruction parallelism

# Parallel is Your Path Forward

General Purpose and Fully Programmable Hardware

---

Industry Standards Software and Tools

---

Productive and Sustainable

Did you know?



*All modern processors and systems use parallelism for performance.*

# Common Programming Models & Software Tools

Common Intel® architecture enables applications to run across the full spectrum of Intel® Xeon® family based servers so programmers don't have to "start over".




Use the same development tools you used for Intel® Xeon® processors with Intel® Parallel Studio XE 2015



# Tick-Tock Development Cycles

Integrate. Innovate.



\*\*Intel® Architecture Instruction Set Extensions Programming Reference, #319433-012A, FEBRUARY 2012

++Intel® Architecture Instruction Set Extensions Programming Reference, #319433-015, JULY 2013

Potential future options, subject to change without notice.

\*Other names and brands may be claimed as the property of others.



# Intel® Xeon® Processor E5-2600 v2

„Ivy Bridge EP“

3D Tri-Gate  
22nm  
Process

ISA  
AVX  
SIMD-256

Up to  
12 Cores  
24 Threads

Up to  
3.5 GHz  
Base Frequency

Up to  
30 MB  
L3-Cache

Up to  
1866 MHz  
DDR3 Memory

Up to  
768 GB  
Memory Capacity†

Up to  
8.0 GT/s  
QPI

Integrated  
40 Lanes  
PCIe\* 3

Standard Processor  
60-130 W  
TDP

Up to  
**259 GFLOPS**  
(DP-F.P. peak)



† depending DIMM capacity availability

\*Other names and brands may be claimed as the property of others.





**NEW**

# Intel® Xeon® Processor E5-2600 v3

## „Haswell EP“

3D Tri-Gate

**22 nm**

Process

ISA

**AVX2**

SIMD-256

New

**TSX**

Transactional Synchroniz.

Up to

**500+ GFLOPS**

(DP-F.P. peak)

Up to

**18 Cores**

36 Threads

Up to

**3.5 GHz**

Base Frequency

Up to

**45 MB**

Shared L3-Cache

Up to

**2133 MHz**

DDR4 Memory

Up to

**768 GB**

Memory Capacity

Up to

**68.2 GB/s**

Peak Memory Bandwidth

Integrated

**40 PCIe\*3**

Lanes (40GB/s)

Up to


**9.6 GT/s**

QPI (2x)

Standard Processor

**60-145 W**

TDP (with integrated VR)



Potential future options, subject to change without notice. Codenames.

All timeframes, features, products and dates are preliminary forecasts and subject to change without further notification.

# Announcing

# Intel® Omni Scale—The Next-Generation Fabric

- Designed for Maximum Scalability
- Rich Set of Programming Models
- Flexible Configurations
- End-to-End Solution

## INTEGRATION

Intel® Omni  
Scale Fabric



Starting with  
Knights Landing

Intel® Omni  
Scale Fabric



Future 14nm  
generation



Coming in '15



PCIe  
Adapters



Edge  
Switches



Director  
Systems



Intel Silicon  
Photonics



Open  
Software  
Tools\*



Intel® True Scale  
Fabric Upgrade  
Program *Helps Your  
Transition*

\*OpenFabrics Alliance

Other brands and names are the property of their respective owners

\*Other names and brands may be claimed as the property of others.




# Unveiling Details of Knights Landing

(Next Generation Intel® Xeon Phi™ Products)

1<sup>st</sup> commercial systems  
2<sup>nd</sup> half '15

3+ TFLOPS<sup>1</sup>  
In One Package  
Parallel Performance & Density

Platform Memory: DDR4 Bandwidth and Capacity Comparable to Intel® Xeon® Processors



Compute: Energy-efficient IA cores<sup>2</sup>

- Microarchitecture enhanced for HPC<sup>3</sup>
- 3X Single Thread Performance vs Knights Corner<sup>4</sup>
- Intel Xeon Processor Binary Compatible<sup>5</sup>

On-Package Memory:

- up to 16GB at launch, 1/3<sup>rd</sup> the Space<sup>6</sup>
- 5X Bandwidth vs DDR4<sup>7</sup>, 5X Power Efficiency<sup>6</sup>

Jointly Developed with Micron Technology

All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. <sup>1</sup>Over 3 Teraflops of peak theoretical double-precision performance is preliminary and based on current expectations of cores, clock frequency and floating point operations per cycle. FLOPS = cores x clock frequency x floating-point operations per second per cycle. <sup>2</sup>Modified version of Intel® Silvermont microarchitecture currently found in Intel® Atom™ processors. <sup>3</sup>Modifications include AVX512 and 4 threads/core support. <sup>4</sup>Projected peak theoretical single-thread performance relative to 1<sup>st</sup> Generation Intel® Xeon Phi™ Coprocessor 7120P (formerly codenamed Knights Corner). <sup>5</sup>Binary Compatible with Intel Xeon processors using Haswell Instruction Set (except TSX). <sup>6</sup>Projected results based on internal Intel analysis of Knights Landing memory vs Knights Corner (GDDR5). <sup>7</sup>Projected result based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory only with all channels populated.

# Knights Landing

**NERSC** 40 YEARS at the FOREFRONT SINCE 1974

HOME ABOUT SCIENCE AT NERSC SYSTEMS FOR USERS NEWS & PUBLICATIONS R&D EVENTS LIVE STATUS NERSC@40

Home > News & Publications > News > Center News > NERSC, Cray, Intel Announce Next-Generation Supercomputer

## NERSC, CRAY, INTEL TO COLLABORATE ON NEXT-GENERATION SUPERCOMPUTER

APRIL 29, 2014 | Tags: **NERSC**  
Contact: Jon Bashor, [jbashor@lbl.gov](mailto:jbashor@lbl.gov), 510-486-5849

The U.S. Department of Energy's (DOE) National Energy Research Scientific Computing (NERSC) Center and Cray Inc. announced today that they have signed a contract for a next generation of supercomputer to enable scientific discovery at the DOE's Office of Science (DOE-SC).

Lawrence Berkeley National Laboratory (Berkeley Lab), which manages NERSC, collaborated with Los Alamos National Laboratory and Sandia National Laboratories to develop the technical requirements for the system.

The new, next-generation Cray XC supercomputer will use Intel's next-generation Intel® Xeon Phi™ processor — code-named "Knights Landing" — a self-hosted, many-core processor with on-package high bandwidth memory and delivers more than 3 teraFLOPS of double-precision peak performance per single socket node. Scheduled for delivery in mid-2016, the new system will deliver 10x the sustained computing capability of NERSC's Hopper system, a Cray XE6 supercomputer.

NERSC serves as the DOE-SC's primary high performance computing (HPC) facility, supporting more than 5,000 scientists annually on over 700 projects. The \$70 million plus contract represents the DOE-SC's ongoing commitment to enabling extreme-scale science to address challenges such as developing new energy sources, improving energy efficiency, understanding climate change, developing new materials

NERSC's next-generation supercomputer, a Cray XC, will be named after Gerry Gink, the first American woman to be honored with a Nobel Prize in Science. She shared the

<http://nnsa.energy.gov/mediaroom/pressreleases/04.01.10>

## Cray Wins \$174 Million Contract For Trinity Supercomputer Based on Knights Landing

July 10, 2014 by [Rich Brueckner](#) [Leave a Comment](#)

Today [Cray](#) announced the Company has been awarded one of the largest contracts in Cray's history — a \$174 million deal to provide the NNSA with a next generation Cray XC supercomputer.



As part of the [Trinity](#) procurement, the 15 Megawatt supercomputer will be based on Intel Knights Landing.

The next-generation Cray XC supercomputer will provide the NNSA with a world-class supercomputing system to advance the mission for the agency's stockpile stewardship program. The system, named "Trinity" by the NNSA, is a joint effort between the New Mexico Alliance for Computing at Extreme Scale (ACES) at the Los Alamos National Laboratory and Sandia National Laboratories as part of the NNSA Advanced Simulation and Computing Program (ASC). The new Cray supercomputer will be used to ensure the safety, security and effectiveness of the United States' nuclear stockpile.

<http://insidehpc.com/2014/07/10/cray-wins-174-million-contract-trinity-supercomputer-based-knights-landing/>

\*Other names and brands may be claimed as the property of others.



AMBER WRF VISIT VASP UTBENCH SU2 SG++ SeisSol, GADGET, SG++ ROTOR SIM R Quantum Espresso Optimized integral OPENMP/ MPI Openflow NWChem

AVBP (Large Eddy)

NEMO5

MPAS

# Modernizing Community Codes...Together

Blast

Mardyn

BUDE

MACPO

CAM-5

Ls1

CASTEP

Harmonie

Castep

GTC

CESM

GS2

CFSv2

Gromacs

CIRCAC

GPAW

**Intel® Parallel Computing Centers**

CLiPhi (COSMOS)

COSA

Cosmos codes

DL-MESO

DL-Poly

ECHAM6

Elmer

FrontFlow/Blue Code

GADGET

GAMESS-US

\*Other names and brands may be claimed as the property of others.



